Salvato in:
| Autore principale: | |
|---|---|
| Natura: | Recurso digital |
| Lingua: | |
| Pubblicazione: |
Zenodo
2025
|
| Accesso online: | https://doi.org/10.5281/zenodo.17808649 |
| Tags: |
Aggiungi Tag
Nessun Tag, puoi essere il primo ad aggiungerne!!
|
Sommario:
- <p>8 This note introduces the RHEA-Λ family of reversible logic gates: a binary, ternary, and<br>9 pentary multi-radix gate topology designed for integration into the RHEA-UCM Hamiltonian<br>10 symbolic computation framework. Each Λ-gate is strictly bijective over its finite state space,<br>11 admits a triangular inverse, carries an internal glyph/entropy register, and provides a discrete<br>12 analogue of a measure-preserving Hamiltonian map. The construction does not rely on any<br>13 specific device physics, making it compatible with CMOS, reversible CMOS (RCMOS), adiabatic<br>14 variants, or alternative substrate implementations. This positions the RHEA-Λ gate family as<br>15 a general-purpose reversible primitive for future pentavalent RHEA-IC chips</p>