Design of Novel 64- bit Multiplier-Accumulator using Vedic Multiplier & Hybrid Adder

Documenti analoghi

• VLSI Implementation of Reconfigurable FFT Processor Using Vedic Mathematics
  di: K. Bharatha Babu
  Pubblicazione: (2015)
• Fault-Tolerant Design and Implementation of a 4-Bit Multiplier Using Hybrid Full Adders
  di: R. K. Sivakumar, et al.
  Pubblicazione: (2025)
• Design of New High-Performance Full Adder Using Hybrid-CMOS Logic Style for High-Speed Applications
  di: Milad Jalalian Abbasi Morad
  Pubblicazione: (2015)
• New High-Performance Full Adders Using an Alternative Logic Structure
  di: Mónico Linares Aranda
  Pubblicazione: (2011)
• Hardware efficient multiplier design for deep learning processing unit
  di: Jean Shilpa V., et al.
  Pubblicazione: (2025)