An Efficient Pipelined and Stage-Folded Architectures for High-Performance Polar Encoding-Decoding Systems
Fuente:
Zenodo
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Recurso digital |
| Veröffentlicht: |
Zenodo
2026
|
| Online-Zugang: | |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| _version_ | 1866901544924872704 |
|---|---|
| author | Deeksha Shivraj Singh |
| author_facet | Deeksha Shivraj Singh |
| contents | <p>This paper presents an efficient review of pipelined and stage-folded hardware architectures for highperformance polar encoding–decoding systems, emphasizing their role in achieving high throughput, low latency, and hardware efficiency. Pipelined architectures enhance processing speed by enabling concurrent operation of multiple encoding and decoding stages, while stage-folded designs reduce hardware complexity through effective reuse of processing elements. The combined use of these architectural techniques allows a favorable balance between throughput, area, and power consumption, making them suitable for realtime communication applications. The study discusses key design considerations, performance trade-offs, and implementation aspects on FPGA and ASIC platforms, highlighting their relevance for modern wireless standards such as 5G and beyond.</p> |
| format | Recurso digital |
| id | zenodo_https___doi_org_10_5281_zenodo_18876847 |
| institution | Zenodo |
| language | |
| publishDate | 2026 |
| publisher | Zenodo |
| record_format | zenodo |
| spellingShingle | An Efficient Pipelined and Stage-Folded Architectures for High-Performance Polar Encoding-Decoding Systems Deeksha Shivraj Singh <p>This paper presents an efficient review of pipelined and stage-folded hardware architectures for highperformance polar encoding–decoding systems, emphasizing their role in achieving high throughput, low latency, and hardware efficiency. Pipelined architectures enhance processing speed by enabling concurrent operation of multiple encoding and decoding stages, while stage-folded designs reduce hardware complexity through effective reuse of processing elements. The combined use of these architectural techniques allows a favorable balance between throughput, area, and power consumption, making them suitable for realtime communication applications. The study discusses key design considerations, performance trade-offs, and implementation aspects on FPGA and ASIC platforms, highlighting their relevance for modern wireless standards such as 5G and beyond.</p> |
| title | An Efficient Pipelined and Stage-Folded Architectures for High-Performance Polar Encoding-Decoding Systems |
| url | https://doi.org/10.5281/zenodo.18876847 |