Hardware-accelerated event-graph neural networks for low-latency time-series classification on SoC FPGA

Similar Items

• Hardware-accelerated graph neural networks: an alternative approach for neuromorphic event-based audio classification and keyword spotting on SoC FPGA
  by: Jeziorek, Kamil, et al.
  Published: (2026)
• Hardware-Accelerated Event-Graph Neural Networks for Low-Latency Time-Series Classification on SoC FPGA
  by: Nakano, Hiroshi, et al.
  Published: (2025)
• Increasing the scalability of graph convolution for FPGA-implemented event-based vision
  by: Wzorek, Piotr, et al.
  Published: (2024)
• Embedded Graph Convolutional Networks for Real-Time Event Data Processing on SoC FPGAs
  by: Jeziorek, Kamil, et al.
  Published: (2024)
• Micro-orchestration of RAN functions accelerated in FPGA SoC devices
  by: Bartzoudis, Nikolaos, et al.
  Published: (2024)