Saved in:
| Main Author: | Wzorek, Piotr |
|---|---|
| Format: | Recurso digital |
| Language: | |
| Published: |
Zenodo
2025
|
| Online Access: | https://doi.org/10.5281/zenodo.19205956 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
Hardware-accelerated graph neural networks: an alternative approach for neuromorphic event-based audio classification and keyword spotting on SoC FPGA
by: Jeziorek, Kamil, et al.
Published: (2026)
by: Jeziorek, Kamil, et al.
Published: (2026)
Hardware-Accelerated Event-Graph Neural Networks for Low-Latency Time-Series Classification on SoC FPGA
by: Nakano, Hiroshi, et al.
Published: (2025)
by: Nakano, Hiroshi, et al.
Published: (2025)
Increasing the scalability of graph convolution for FPGA-implemented event-based vision
by: Wzorek, Piotr, et al.
Published: (2024)
by: Wzorek, Piotr, et al.
Published: (2024)
Embedded Graph Convolutional Networks for Real-Time Event Data Processing on SoC FPGAs
by: Jeziorek, Kamil, et al.
Published: (2024)
by: Jeziorek, Kamil, et al.
Published: (2024)
Micro-orchestration of RAN functions accelerated in FPGA SoC devices
by: Bartzoudis, Nikolaos, et al.
Published: (2024)
by: Bartzoudis, Nikolaos, et al.
Published: (2024)
Compression and encryption of vital sign signals using an SoC-FPGA
by: Carlos Andrés Gómez-García
Published: (2021)
by: Carlos Andrés Gómez-García
Published: (2021)
Micro-Orchestration of RAN Functions Accelerated in FPGA SoC Devices
by: Bartzoudis N., et al.
Published: (2024)
by: Bartzoudis N., et al.
Published: (2024)
AegisSat: Securing AI-Enabled SoC FPGA Satellite Platforms
by: Li, Huimin, et al.
Published: (2026)
by: Li, Huimin, et al.
Published: (2026)
BugWhisperer: Fine-Tuning LLMs for SoC Hardware Vulnerability Detection
by: Tarek, Shams, et al.
Published: (2025)
by: Tarek, Shams, et al.
Published: (2025)
PEFSL: A deployment Pipeline for Embedded Few-Shot Learning on a FPGA SoC
by: Ribeiro, Lucas Grativol, et al.
Published: (2024)
by: Ribeiro, Lucas Grativol, et al.
Published: (2024)
FeNN-DMA: A RISC-V SoC for SNN acceleration
by: Aizaz, Zainab, et al.
Published: (2025)
by: Aizaz, Zainab, et al.
Published: (2025)
IMS: Intelligent Hardware Monitoring System for Secure SoCs
by: Foudhaili, Wadid, et al.
Published: (2026)
by: Foudhaili, Wadid, et al.
Published: (2026)
SoK: Trusted Execution in SoC-FPGAs
by: Perkins, Garrett, et al.
Published: (2025)
by: Perkins, Garrett, et al.
Published: (2025)
Optimization of DNN-based HSI Segmentation FPGA-based SoC for ADS: A Practical Approach
by: Gutiérrez-Zaballa, Jon, et al.
Published: (2025)
by: Gutiérrez-Zaballa, Jon, et al.
Published: (2025)
Real-Time Multi-Object Tracking using YOLOv8 and SORT on a SoC FPGA
by: Danilowicz, Michal, et al.
Published: (2025)
by: Danilowicz, Michal, et al.
Published: (2025)
Heterogeneous SoC Integrating an Open-Source Recurrent SNN Accelerator for Neuromorphic Edge Computing on FPGA
by: Barocci, Michelangelo, et al.
Published: (2026)
by: Barocci, Michelangelo, et al.
Published: (2026)
Development of High-Performance DSP Algorithms on the European Rad-Hard NG-ULTRA SoC FPGA
by: Leon, Vasileios, et al.
Published: (2024)
by: Leon, Vasileios, et al.
Published: (2024)
A flexible FPGA accelerator for convolutional neural networks
by: Majumder, Kingshuk, et al.
Published: (2019)
by: Majumder, Kingshuk, et al.
Published: (2019)
TPM2.0-Supported Runtime Customizable TEE on FPGA-SoC with User-Controllable vTPM
by: Mao, Jingkai, et al.
Published: (2025)
by: Mao, Jingkai, et al.
Published: (2025)
Optimising Graph Representation for Hardware Implementation of Graph Convolutional Networks for Event-based Vision
by: Jeziorek, Kamil, et al.
Published: (2024)
by: Jeziorek, Kamil, et al.
Published: (2024)
ECOLogic: Enabling Circular, Obfuscated, and Adaptive Logic via eFPGA-Augmented SoCs
by: Tashdid, Ishraq, et al.
Published: (2025)
by: Tashdid, Ishraq, et al.
Published: (2025)
A Scalable Resource Management Layer for FPGA SoCs in 6G Radio Units
by: Bartzoudis, Nikolaos, et al.
Published: (2025)
by: Bartzoudis, Nikolaos, et al.
Published: (2025)
Low-latency machine learning FPGA accelerator for multi-qubit-state discrimination
by: Gautam, Pradeep Kumar, et al.
Published: (2024)
by: Gautam, Pradeep Kumar, et al.
Published: (2024)
LLM for SoC Security: A Paradigm Shift
by: Saha, Dipayan, et al.
Published: (2023)
by: Saha, Dipayan, et al.
Published: (2023)
Non-interfering On-line and In-field SoC Testing
by: Strauch, Tobias
Published: (2024)
by: Strauch, Tobias
Published: (2024)
An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
by: Sekonji, Mohammad Javad, et al.
Published: (2026)
by: Sekonji, Mohammad Javad, et al.
Published: (2026)
Ultra-low latency quantum-inspired machine learning predictors implemented on FPGA
by: Borella, Lorenzo, et al.
Published: (2024)
by: Borella, Lorenzo, et al.
Published: (2024)
Red grape detection with accelerated artificial neural networks in the FPGA's programmable logic
by: Magalhães, Sandro Costa, et al.
Published: (2025)
by: Magalhães, Sandro Costa, et al.
Published: (2025)
HEEPidermis: a versatile SoC for BioZ recording
by: Sapriza, Juan, et al.
Published: (2025)
by: Sapriza, Juan, et al.
Published: (2025)
Characterizing Mobile SoC for Accelerating Heterogeneous LLM Inference
by: Chen, Le, et al.
Published: (2025)
by: Chen, Le, et al.
Published: (2025)
Teardown Analysis of Samsung S20 Exynos 990 SoC
by: Jadoon, Nabeel Ahmad Khan, et al.
Published: (2025)
by: Jadoon, Nabeel Ahmad Khan, et al.
Published: (2025)
HULK-V: a Heterogeneous Ultra-low-power Linux capable RISC-V SoC
by: Valente, Luca, et al.
Published: (2022)
by: Valente, Luca, et al.
Published: (2022)
A neural network-based gravitational wave interpolant with applications to low-latency analyses
by: Magee, Ryan, et al.
Published: (2024)
by: Magee, Ryan, et al.
Published: (2024)
End-to-End Keyword Spotting on FPGA Using Graph Neural Networks with a Neuromorphic Auditory Sensor
by: Matykiewicz, Wiktor, et al.
Published: (2026)
by: Matykiewicz, Wiktor, et al.
Published: (2026)
Optimizing DNN Inference on Multi-Accelerator SoCs at Training-time
by: Risso, Matteo, et al.
Published: (2024)
by: Risso, Matteo, et al.
Published: (2024)
SoCks - Simplifying Firmware and Software Integration for Heterogeneous SoCs
by: Fuchs, Marvin, et al.
Published: (2025)
by: Fuchs, Marvin, et al.
Published: (2025)
Low latency FPGA implementation of twisted Edward curve cryptography hardware accelerator over prime field
by: Hossain, Md Rownak, et al.
Published: (2025)
by: Hossain, Md Rownak, et al.
Published: (2025)
An AUTOSAR-Aligned Architectural Study of Vulnerabilities in Automotive SoC Software
by: Basu, Srijita, et al.
Published: (2025)
by: Basu, Srijita, et al.
Published: (2025)
Sequencing on Silicon: AI SoC Design for Mobile Genomics at the Edge
by: Magierowski, Sebastian, et al.
Published: (2025)
by: Magierowski, Sebastian, et al.
Published: (2025)
Balancing SoC in Battery Cells using Safe Action Perturbations
by: Yadav, E Harshith Kumar, et al.
Published: (2025)
by: Yadav, E Harshith Kumar, et al.
Published: (2025)
Similar Items
-
Hardware-accelerated graph neural networks: an alternative approach for neuromorphic event-based audio classification and keyword spotting on SoC FPGA
by: Jeziorek, Kamil, et al.
Published: (2026) -
Hardware-Accelerated Event-Graph Neural Networks for Low-Latency Time-Series Classification on SoC FPGA
by: Nakano, Hiroshi, et al.
Published: (2025) -
Increasing the scalability of graph convolution for FPGA-implemented event-based vision
by: Wzorek, Piotr, et al.
Published: (2024) -
Embedded Graph Convolutional Networks for Real-Time Event Data Processing on SoC FPGAs
by: Jeziorek, Kamil, et al.
Published: (2024) -
Micro-orchestration of RAN functions accelerated in FPGA SoC devices
by: Bartzoudis, Nikolaos, et al.
Published: (2024)