Skip to content
Descubridor Institucional UMAR
Inicio
Búsqueda avanzada
Explorar
Inicio
Búsqueda avanzada
Explorar
Login
Language
English
Deutsch
Español
Français
Italiano
All Fields
Title
Author
Subject
Call Number
ISBN/ISSN
Tag
Find
Advanced
Enhancing Network-on-Chip Design with Modern Simulation Tools
Enhancing Network-on-Chip Design with Modern Simulation Tools
Fuente:
Zenodo
Saved in:
Bibliographic Details
Main Authors:
Dr. Ammar Khalid Al-Turk
,
Dr. Nalini Ramesh Rao
Format:
Recurso digital
Published:
Zenodo
2020
Subjects:
Network-on-Chip
System-on-Chip
embedded systems
computer architecture.
Online Access:
Acceder al recurso
Tags:
Add Tag
No Tags, Be the first to tag this record!
Cite this
Text this
Email this
Print
Export Record
Export to RefWorks
Export to EndNoteWeb
Export to EndNote
Save to List
Permanent link
Holdings
Description
Comments
Similar Items
Staff View
Internet
https://doi.org/10.5281/zenodo.19318984
Similar Items
Artificial Intelligence (AI) Chip Market Size, Share, Trends, and Forecast (2024–2030): Accelerating Global Innovation with Next-Gen Semiconductor Technologies
by: Next Move Strategy Consulting
Published: (2025)
Computer Aided Verification
Published: (2023)
Computer Aided Verification
Published: (2023)
Static and dynamic task mapping onto network on chip multiprocessors
by: Freddy Bolaños-Martínez
Published: (2014)
Toward Energy-Efficient High-Performance Organizations of the Memory Hierarchy in Chip-Multiprocessors Architectures
by: Francisco J. Villa
Published: (2006)