Fault-Tolerant Design and Implementation of a 4-Bit Multiplier Using Hybrid Full Adders
Fuente:
Zenodo
Enregistré dans:
| Auteurs principaux: | , , , |
|---|---|
| Format: | Recurso digital |
| Publié: |
Zenodo
2025
|
| Sujets: | |
| Accès en ligne: | |
| Tags: |
Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
|
| _version_ | 1866901203272597504 |
|---|---|
| author | R. K. Sivakumar A. J. Senthilkumar M. S. Sathish Kumar P. V. Ramesh |
| author_facet | R. K. Sivakumar A. J. Senthilkumar M. S. Sathish Kumar P. V. Ramesh |
| contents | <p>—The fault tolerant system plays a crucial role in the critical applications which are being used in the present scenario. A fault may change the functionality of circuits. Aim of this paper is to design multiplier using fault tolerant hybrid full adder. Fault tolerant hybrid full adder is designed to check and repair any fault in the circuit using self-checking circuit and the self-repairing circuit. Further, the use of conventional logic circuits may result in more area, delay as well as power consumption. In order to reduce these parameters of the circuit, GDI (Gate Diffusion Input) techniques with less number of transistors are used compared to conventional full adder circuit. This reduces the area, delay and power consumption. The proposed method solves the major problems occurring in the most crucial and critical applications</p> |
| format | Recurso digital |
| id | zenodo_https___doi_org_10_5281_zenodo_19334506 |
| institution | Zenodo |
| language | |
| publishDate | 2025 |
| publisher | Zenodo |
| record_format | zenodo |
| spellingShingle | Fault-Tolerant Design and Implementation of a 4-Bit Multiplier Using Hybrid Full Adders R. K. Sivakumar A. J. Senthilkumar M. S. Sathish Kumar P. V. Ramesh Gate diffusion input hybrid full adder selfchecking fault tolerant. <p>—The fault tolerant system plays a crucial role in the critical applications which are being used in the present scenario. A fault may change the functionality of circuits. Aim of this paper is to design multiplier using fault tolerant hybrid full adder. Fault tolerant hybrid full adder is designed to check and repair any fault in the circuit using self-checking circuit and the self-repairing circuit. Further, the use of conventional logic circuits may result in more area, delay as well as power consumption. In order to reduce these parameters of the circuit, GDI (Gate Diffusion Input) techniques with less number of transistors are used compared to conventional full adder circuit. This reduces the area, delay and power consumption. The proposed method solves the major problems occurring in the most crucial and critical applications</p> |
| title | Fault-Tolerant Design and Implementation of a 4-Bit Multiplier Using Hybrid Full Adders |
| topic | Gate diffusion input hybrid full adder selfchecking fault tolerant. |
| url | https://doi.org/10.5281/zenodo.19334506 |