:: Library Catalog

Cover Image

Saved in:

Bibliographic Details
Main Authors:	Selg, Hardi, Shibin, Konstantin, Tsertov, Anton, Jenihhin, Maksim, Ellervee, Peeter, Raik, Jaan
Format:	Recurso digital
Language:
Published:	Zenodo 2024
Online Access:	https://doi.org/10.5281/zenodo.19443946
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

DeepVigor+: Scalable and Accurate Semi-Analytical Fault Resilience Analysis for Deep Neural Network
by: Ahmadilivani, Mohammad Hasan, et al.
Published: (2024)

Cost-Effective Fault Tolerance for CNNs Using Parameter Vulnerability Based Hardening and Pruning
by: Ahmadilivani, Mohammad Hasan, et al.
Published: (2024)

Exploration of Activation Fault Reliability in Quantized Systolic Array-Based DNN Accelerators
by: Taheri, Mahdi, et al.
Published: (2024)

ProAct: Progressive Training for Hybrid Clipped Activation Function to Enhance Resilience of DNNs
by: Mousavi, Seyedhamidreza, et al.
Published: (2024)

AdAM: Adaptive Approximate Multiplier for Fault Tolerance in DNN Accelerators
by: Taheri, Mahdi, et al.
Published: (2024)

Implementing and Optimizing an Open-Source SD-card Host Controller for RISC-V SoCs
by: Vanoni, Axel, et al.
Published: (2026)

AdAM: Adaptive Fault-Tolerant Approximate Multiplier for Edge DNN Accelerators
by: Taheri, Mahdi, et al.
Published: (2024)

Fused-Tiled Layers: Minimizing Data Movement on RISC-V SoCs with Software-Managed Caches
by: Jung, Victor J. B., et al.
Published: (2025)

Architectural Solutions for High-Speed Data Processing Demands of CERN LHC Detectors with FPGA and High-Level Synthesis
by: Devadze, Sergei, et al.
Published: (2024)

DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
by: Hassan, Muhammad, et al.
Published: (2025)

Evaluating IOMMU-Based Shared Virtual Addressing for RISC-V Embedded Heterogeneous SoCs
by: Koenig, Cyril, et al.
Published: (2025)

FORTALESA: Fault-Tolerant Reconfigurable Systolic Array for DNN Inference
by: Cherezova, Natalia, et al.
Published: (2025)

Flexible Vector Integration in Embedded RISC-V SoCs for End to End CNN Inference Acceleration
by: Lyalikov, Dmitri
Published: (2025)

System-Level Isolation for Mixed-Criticality RISC-V SoCs: A "World" Reality Check
by: Cunha, Luis, et al.
Published: (2026)

SAFFIRA: a Framework for Assessing the Reliability of Systolic-Array-Based DNN Accelerators
by: Taheri, Mahdi, et al.
Published: (2024)

Trikarenos: Design and Experimental Characterization of a Fault-Tolerant 28nm RISC-V-based SoC
by: Rogenmoser, Michael, et al.
Published: (2024)

Chiplet-Based RISC-V SoC with Modular AI Acceleration
by: Bharadwaj, Suhas Suresh, et al.
Published: (2025)

SoCks - Simplifying Firmware and Software Integration for Heterogeneous SoCs
by: Fuchs, Marvin, et al.
Published: (2025)

TOP: Towards Open & Predictable Heterogeneous SoCs
by: Valente, Luca, et al.
Published: (2024)

FeNN-DMA: A RISC-V SoC for SNN acceleration
by: Aizaz, Zainab, et al.
Published: (2025)

Multi-DNN Inference of Sparse Models on Edge SoCs
by: Luo, Jiawei, et al.
Published: (2026)

IMS: Intelligent Hardware Monitoring System for Secure SoCs
by: Foudhaili, Wadid, et al.
Published: (2026)

A Heterogeneous RISC-V based SoC for Secure Nano-UAV Navigation
by: Valente, Luca, et al.
Published: (2024)

Bare-Metal RISC-V + NVDLA SoC for Efficient Deep Learning Inference
by: Kumar, Vineet, et al.
Published: (2025)

A Scalable Resource Management Layer for FPGA SoCs in 6G Radio Units
by: Bartzoudis, Nikolaos, et al.
Published: (2025)

Characterizing and Optimizing Real-Time Optimal Control for Embedded SoCs
by: Dong, Kris Shengjun, et al.
Published: (2024)

Open-Source Heterogeneous SoCs for AI: The PULP Platform Experience
by: Conti, Francesco, et al.
Published: (2024)

Optimizing DNN Inference on Multi-Accelerator SoCs at Training-time
by: Risso, Matteo, et al.
Published: (2024)

Design and Implementation of a RISC-V SoC with Custom DSP Accelerators for Edge Computing
by: Yadav, Priyanshu
Published: (2025)

An Efficient Architecture for Edge AI Federated Learning With Homomorphic Encryption
by: Rahbari, Dadmehr, et al.
Published: (2025)

Automated Formal Verification of Area-Optimized Safety Registers in Automotive SoCs
by: Zhang, Shuhang, et al.
Published: (2025)

NeCTAr: A Heterogeneous RISC-V SoC for Language Model Inference in Intel 16
by: Schmulbach, Viansa, et al.
Published: (2025)

HULK-V: a Heterogeneous Ultra-low-power Linux capable RISC-V SoC
by: Valente, Luca, et al.
Published: (2022)

RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
by: Andreasyan, Nick, et al.
Published: (2026)

Hybrid Cryptographic Monitoring System for Side-Channel Attack Detection on PYNQ SoCs
by: Chinnasami, Nishant, et al.
Published: (2025)

PARSAC: Fast, Human-quality Floorplanning for Modern SoCs with Complex Design Constraints
by: Mostafa, Hesham, et al.
Published: (2024)

Siracusa: A 16 nm Heterogenous RISC-V SoC for Extended Reality with At-MRAM Neural Engine
by: Prasad, Arpan Suravi, et al.
Published: (2023)

Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
by: Scheffler, Paul, et al.
Published: (2024)

Combining Fault Tolerance Techniques and COTS SoC Accelerators for Payload Processing in Space
by: Leon, Vasileios, et al.
Published: (2025)

SoK: Trusted Execution in SoC-FPGAs
by: Perkins, Garrett, et al.
Published: (2025)