Skip to content
Descubridor Institucional UMAR
Inicio
Búsqueda avanzada
Explorar
Inicio
Búsqueda avanzada
Explorar
Login
Language
English
Deutsch
Español
Français
Italiano
All Fields
Title
Author
Subject
Call Number
ISBN/ISSN
Tag
Find
Advanced
RST: Random-Access Hardware Sequence Compression — Artifact
RST: Random-Access Hardware Sequence Compression — Artifact
Fuente:
Zenodo
Saved in:
Bibliographic Details
Main Authors:
Chu, Nolan
,
Lee, Yoon
,
Panwar, Gagandeep
,
Jian, Xun
Format:
Recurso digital
Language:
English
Published:
Zenodo
2026
Subjects:
memory compression
hardware acceleration
DRAM
sequence compression
ASIC
SystemVerilog
computer architecture
ISCA
Online Access:
Acceder al recurso
Tags:
Add Tag
No Tags, Be the first to tag this record!
Cite this
Text this
Email this
Print
Export Record
Export to RefWorks
Export to EndNoteWeb
Export to EndNote
Save to List
Permanent link
Holdings
Description
Comments
Similar Items
Staff View
Internet
https://doi.org/10.5281/zenodo.19493662
Similar Items
AI based SystemVerilog TB generation
by: Bhavin Shah
Published: (2017)
Design of image codec based on Bandelet transform using a NIOS II processor
by: Jaime-Andres Arteaga
Published: (2012)
Sovereign-SNN
by: Montoya Cardenas, Raul
Published: (2026)
Verification of Universal Asynchronous Receiver and Transmitter (UART) using System Verilog
by: M Srinath, et al.
Published: (2022)
Direct Jacobian Control for Geometric Video Compression via Prescribed-Density Diffeomorphic Synthesis
by: Gustavo Reis de Sena, ERIC
Published: (2026)