Imagen de Portada

A 0.03${mm}^2$ 100-250MHz Charge-Pump or Amplifier-Less Integrating Sub-Sampling PLL for Ultra-low Power Communication and Computing

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Ray, Yudhajit, Ghosh, Archisman, Sen, Shreyas
Formato:	Preprint
Publicado:	2024
Materias:	Signal Processing Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Toward designing workload-aware Surface Code Architectures
por: Ghosh, Archisman, et al.
Publicado: (2026)

No Tile Left Behind: Multiprogramming for Surface-Code Architectures
por: Ghosh, Archisman, et al.
Publicado: (2026)

A 950 MHz SIMT Soft Processor
por: Langhammer, Martin, et al.
Publicado: (2025)

Survival of the Optimized: An Evolutionary Approach to T-depth Reduction
por: Ghosh, Archisman, et al.
Publicado: (2025)

Ultra8T: A Sub-Threshold 8T SRAM with Leakage Detection
por: Shen, Shan, et al.
Publicado: (2023)

Switch-Less Dragonfly on Wafers: A Scalable Interconnection Architecture based on Wafer-Scale Integration
por: Feng, Yinxiao, et al.
Publicado: (2024)

SPARQLe: Sub-Precision Activation Representation for Quantized LLM Inference
por: Parvathy, Aradhana Mohan, et al.
Publicado: (2026)

Transimpedance Amplifier with Automatic Gain Control Based on Memristors for Optical Signal Acquisition
por: Hodisan, Sariel, et al.
Publicado: (2024)

Design and Performance Analysis of an Ultra-Low Power Integrate-and-Fire Neuron Circuit Using Nanoscale Side-contacted Field Effect Diode Technology
por: Motaman, Seyedmohamadjavad, et al.
Publicado: (2024)

Ultra Low-Power SDM-based Circuit-Switching for Networks-on-Chip
por: Zaeemi, Meysam, et al.
Publicado: (2026)

COmPOSER: Circuit Optimization of mm-wave/RF circuits with Performance-Oriented Synthesis for Efficient Realizations
por: Ghosh, Subhadip, et al.
Publicado: (2026)

Empirically-Calibrated H100 Node Power Models for Reducing Uncertainty in AI Training Energy Estimation
por: Newkirk, Alex C., et al.
Publicado: (2025)

Enhanced Hybrid Temporal Computing Using Deterministic Summations for Ultra-Low-Power Accelerators
por: Sachdeva, Sachin, et al.
Publicado: (2025)

RFAmpDesigner: A Self-Evolving Multi-Agent LLM Framework for Automated Radio Frequency Amplifier Design
por: Lu, Hang, et al.
Publicado: (2026)

HULK-V: a Heterogeneous Ultra-low-power Linux capable RISC-V SoC
por: Valente, Luca, et al.
Publicado: (2022)

PELS: A Lightweight and Flexible Peripheral Event Linking System for Ultra-Low Power IoT Processors
por: Ottaviano, Alessandro, et al.
Publicado: (2023)

Latch Based Design for Fast Voltage Droop Response
por: Srinivas, Shreyas, et al.
Publicado: (2025)

Guardians of the Quantum GAN
por: Ghosh, Archisman, et al.
Publicado: (2024)

SparseDPD: A Sparse Neural Network-based Digital Predistortion FPGA Accelerator for RF Power Amplifier Linearization
por: Versluis, Manno, et al.
Publicado: (2025)

X-HEEP: An Open-Source, Configurable and Extendible RISC-V Microcontroller for the Exploration of Ultra-Low-Power Edge Accelerators
por: Machetti, Simone, et al.
Publicado: (2024)

HCiM: ADC-Less Hybrid Analog-Digital Compute in Memory Accelerator for Deep Learning Workloads
por: Negi, Shubham, et al.
Publicado: (2024)

A DSP shared is a DSP earned: HLS Task-Level Multi-Pumping for High-Performance Low-Resource Designs
por: Brignone, Giovanni, et al.
Publicado: (2023)

Small Logic-based Multipliers with Incomplete Sub-Multipliers for FPGAs
por: Böttcher, Andreas, et al.
Publicado: (2024)

Benchmarking Ultra-Low-Power $μ$NPUs
por: Millar, Josh, et al.
Publicado: (2025)

M100: An Orchestrated Dataflow Architecture Powering General AI Computing
por: Xie, Yan, et al.
Publicado: (2026)

AutoPower: Automated Few-Shot Architecture-Level Power Modeling by Power Group Decoupling
por: Zhang, Qijun, et al.
Publicado: (2025)

DX100: A Programmable Data Access Accelerator for Indirection
por: Khadem, Alireza, et al.
Publicado: (2025)

On the Excitability of Ultra-Low-Power CMOS Analog Spiking Neurons
por: Van Brandt, Léopold, et al.
Publicado: (2025)

FirePower: Towards a Foundation with Generalizable Knowledge for Architecture-Level Power Modeling
por: Zhang, Qijun, et al.
Publicado: (2024)

ITERA-LLM: Boosting Sub-8-Bit Large Language Model Inference via Iterative Tensor Decomposition
por: Zheng, Keran, et al.
Publicado: (2025)

Workload-Aware Early-Stage Power Delivery Network Optimization via Architectural Power Traces
por: Hayes, Oran, et al.
Publicado: (2026)

ReadyPower: A Reliable, Interpretable, and Handy Architectural Power Model Based on Analytical Framework
por: Zhang, Qijun, et al.
Publicado: (2025)

A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator
por: Yang, Junyi, et al.
Publicado: (2026)

PolyLUT: Ultra-low Latency Polynomial Inference with Hardware-Aware Structured Pruning
por: Andronic, Marta, et al.
Publicado: (2025)

PowerFlow-DNN: Compiler-Directed Fine-Grained Power Orchestration for End-to-End Edge AI Inference
por: Chen, Paul, et al.
Publicado: (2026)

MCFlash: Bulk Bitwise Processing in 3D NAND with Dynamic Sensing and Multi-level Encoding
por: Rahman, Habib Ur, et al.
Publicado: (2026)

Portable Targeted Sampling Framework Using LLVM
por: Qiu, Zhantong, et al.
Publicado: (2025)

MXFormer: A Microscaling Floating-Point Charge-Trap Transistor Compute-in-Memory Transformer Accelerator
por: Karfakis, George, et al.
Publicado: (2026)

A 46 Gbps 12 pJ/b Sparsity-Adaptive Beamspace Equalizer for mmWave Massive MIMO in 22FDX
por: Mirfarshbafan, Seyed Hadi, et al.
Publicado: (2024)

ATLAS: A Self-Supervised and Cross-Stage Netlist Power Model for Fine-Grained Time-Based Layout Power Analysis
por: Li, Wenkai, et al.
Publicado: (2025)